参考文献

[1] S.M.Sze.Nanoelectroni Technology Challenges in the 21stCentury.SSDM,2008.

[2] The International Technology Roadmap for Semiconductors.ITRS,2009.

[3] Kelin J.Kuhn, Mark Y.Liu, Harold Kennel.Technology Options for 22nm and Beyond.Proc.of 10thInternational Workshop on Junction Technology（IWJT）.IEEE,2010:7.

[4] A.Miller.Double Patterning Lithography:Reducing the Cost.Future Fab,2009.

[5] 陈英杰．高密度等离子体化学气相沉积（HDPCVD）工艺简介．半导体国际，2006.

[6] 应用材料公司网站，www.appliedmaterials.com.

[7] 秦文芳．CVD/PVD：小节点的大学问．半导体制造，2008.

[8] S.C.Sun.Process Technologies for Advanced Metallization and Interconnect Systems.IEDM,1997:765.

[9] S.Thompson, P.Packan, M.Bohr.MOS Scaling:Transistor Challenges for the 21stCentury.Intel Technology Journal,1998:1.

[10] S.Wolf, Silicon Processing for the VLSI Era, Vol.3, Lattice Press,1995.

[11] S.M.Han, E.S.Aydil.Reasons for Lower dielectric constant of fluorinated SiO2film.J.Appl. Phys.1998,83（4）:2172.

[12] 王阳元，张兴，刘晓彦等．32nm及其以下技术节点CMOS技术中的新工艺及新结构器件．中国科学E辑：信息科学，2008,38（6）:921.

[13] K.Mistry, et al.A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon,9 Cu Interconnect Layers,193nm Dry Patterning, and 100% Pb-free Packaging. IEDM,2007.

[14] 秦文芳．高k金属栅渐入佳境．半导体制造，2009.

[15] J.Tang, J.Xu, W.Wang, et al．硅化物由TiSi2到NiSi的转变．半导体国际，2005.

[16] J.P.Lu, et al.Nickel SALICIDE Process Technology for CMOS Devices of 90nm Node and Beyond. IWJT,2006.

[17] C.Ortoll, et al.Silicide yield improvement with NiPtSi formation by laser anneal for advanced low power platform CMOS technology.IEDM,2009.

[18] S.Natarajan, et al.A 32nm logic technology featuring 2nd-generation high-k+ meta-l gate transistors, enhanced channel strain and 0.171μm2 SRAM cell size in a 291Mb array.IEDM,2008.

[19] Wang, X.P.et al.Dual Metal Gates with Band-Edge Work Functions on Novel HfLaO High-K Gate Dielectric.VLSI Tech.Dig.,2006.

[20] Chen, X.et al.cost effective 32nm high-K/metal gate CMOS technology for low power applications with single-metal/gate-first process.VLSI Tech.Dig.,2008.

[21] P.Packan, et al.High performance 32nm logic technology featuring 2nd generation high-k+metal gate transistors.IEDM,2009.

[22] M.Yang, et al.High Performance CMOS Fabricated on Hybrid Substrate With Different Crystal Orientations.IEDM,2003.

[23] M.Hamaguchi, et al.Higher hole mobility induced by twisted Direct Silicon Bonding（DSB）.VLSI Tech.Dig.,2008.